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Abstract—This paper focuses on the operation of a grid
connected Modular Multilevel Converter (MMC) supplying a
pulsed DC load. The goal is to achieve minimum AC power
fluctuation despite the high power fluctuation present on
the DC side. The MMC has been selected for its inherent
ability to decouple AC and DC current controllers. How-
ever, if no additional provisions are taken, the pulsed load
causes imbalance of cell capacitor voltages between upper
and lower arm in each phase. The paper presents the the-
oretical analysis of the imbalance problem, and proposes
a simple arm balancing controller to enable the operation
of the converter under pulsed DC load. The effectiveness
of the controller has been successfully verified on a 7 kW
MMC experimental prototype with a 3 kA pulsed DC load.
Index Terms—Arm balancing control, Grid-connected
converter, Modular Multilevel Converter, Pulsed power.
I. INTRODUCTION
Modular Multilevel Converters (MMCs) have been increas-
ingly used in medium and high voltage applications, with the
most common application being in HVDC transmission [1].
The MMC offers high efficiency, high modularity and good
AC waveform quality [2]. A three phase MMC is presented
in Fig. 1. Each phase has two arms, comprised of the series
connection of an arm inductor and a defined number of half
bridge submodules (forming a chainlink). In this paper the
MMC is the grid interface for a number of klystron modulators
[3], [4] used in the next generation linear accelerator under
feasibility studies at CERN [5].
Klystron modulators generate the high-voltage, short-
duration pulses required by klystron accelerators, by discharg-
ing an input capacitor bank [6]. The simplified diagram of this
application is shown in Fig. 2, where the MMC is used as a
charger for the capacitor bank. Therefore, a DC link capacitor
is present even though one of the benefits of the MMC is the
absence of DC link capacitors [2]. This capacitor has not been
added to the system but is embedded into the load.
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Fig. 1. Modular Multilevel Converter.
Fig. 2. Grid interface to the klystron modulators.
During operation, the klystron modulators draw from the
DC link input capacitor high current 140µs long pulses at a
repetition rate of 50 Hz. As a result, the DC voltage will have
a 50 Hz ripple component [7]. Consequently, a defined amount
of DC power fluctuation is present [4] and the converter should
act as a firewall, limiting the AC power fluctuation below 2 %
(for specifications refer to [4]). The current pulses are periodic,
with the same period as the grid voltages, with an arbitrary
position within the grid voltage period.
Independent control capability of the AC and DC side, based
on the decoupled converter model [8], [9] is an important
feature of the MMC. However, it can be shown that the
presence of 50 Hz ripple in the DC voltage is a constant source
of imbalance between converter arms. If not compensated,
this causes increased low frequency AC power fluctuation and
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AC current distortion [7], [10]. This makes arm balancing
controllers necessary to achieve low AC power fluctuation.
In general, multi-cellular converters require cell capacitor
voltages balancing, i.e. a mechanisms for keeping the capacitor
voltages at the correct levels. This can be achieved with
different methods and at different levels of the control archi-
tecture. Usually the problem of capacitor voltage balancing
relate to balancing capacitor voltages within one arm, which
is achieved by exploiting modulation methods and tightly
related to the switching frequency [1], [11]–[13]. In addition,
balancing controllers are also used to maintain the energy
stored in the converter phases or in the entire converter while
the modulation methods ensure the correct energy distribution
within chainlinks [7], [14], [15]. Arm balancing mechanisms
reported in literature are used to compensate for the converter
asymmetries and transient imbalance. Often, the modulation
signal for each cell is derived to provide balancing within the
arm and also amongst arms [9], [16], [17]. In other methods
arm balancing is achieved by manipulating the circulating
current reference to control the absorbed arm powers [7], [15],
[18].
The control algorithm proposed in this paper belongs to
the second group and it is based on the DC voltage ripple
characteristics. Since the pulsed load is a constant source of
imbalance among converter arms, the arm balancing controller
has to be capable of achieving zero error in the steady state,
which is typically guaranteed by PI based controllers, such as
those used in [7], [15], [19].
In the next section the decoupled AC and DC side control is
revisited and the overall control strategy is discussed. The third
section analyses the pulsed load effects on the average arm
powers and suggests an analytical solution for the circulating
current reference to achieve balancing. The fourth section
presents the simulation results and their comparison with
the analytically derived expectations on a 400 kV AC/20 kV
DC/16.6 MW converter (full scale rating [3]). The fifth section
presents the experimental results from a laboratory scale
prototype rated at 7 kW, for 225 V AC voltage and 400 V
DC voltage.
II. CONTROL ALGORITHM
MMC control methodologies with decoupled AC and DC
controllers have been proposed in [9], [17], [20]. The decou-
pled control is based on the converter AC and DC side models,
used to control phase current and circulating currents, respec-
tively. In this paper, the term circulating current indicates the
contribution of each phase to the total DC current. On a per-
phase basis, the circulating current is the arithmetic average
between upper and lower arm currents. The analysis proposed
in this section neglects the impact of submodule capacitor
ripple on the operation of the converter. As shown later in the
experimental validation, the proposed arm balancing control is
not affected. The AC side controller is based on the AC side
equation, that can be derived from Fig. 1 (phase A only) as:
vAdn − vAup
2
= vsA − Leq · diA
dt
= vA (1)
where Leq = Lph + Larm2 is the equivalent phase inductor
and vA is a control variable corresponding to the differential
mode component of the arm voltages in phase A. This control
variable has the grid voltage as feed-forward term and another
term compensating for the voltage drop across Leq .
Similarly the DC side controller is based on the DC side
equation, given by:
vAdn + vAup = vDC + 2 · Larm diAcirc
dt
= vADC (2)
where vADC is a control variable corresponding to twice
the common mode component of the arm voltages. This
control variable has a DC voltage feed-forward term and a
compensation for the voltage drop across two arm impedances.
It should be noted that vADC is purely DC only in the ideal
case. The need for suppressing the second harmonic circulating
current and the injection of a circulating current reference for
arm balancing, adds AC components to this control variable.
Based on previous model, the upper and lower arm voltages
are defined by the two control variables as:
vAup =
1
2
vADC − vA (3)
vAdn =
1
2
vADC + vA (4)
If the modulation strategy ensures that arm voltages follow
their reference, by neglecting the switching ripple, the arm
voltages can be described by the AC and DC side control
references:
vAup = vAup
ref =
1
2
vADC
ref − vAref (5)
vAdn = vAdn
ref =
1
2
vADC
ref + vA
ref (6)
In that case the AC and DC side controllers are fully decoupled
and the power fluctuation on the DC side does not cause
increased power fluctuation on the AC side.
The MMC used as grid interface to klystron modulators
requires the control of the AC active and reactive powers
and the DC voltage, to recharge the capacitor bank before
the next pulse. The proposed concept of the controller is
presented in Fig. 3. The AC power references are used to
compute the d, q current references for the PI phase current
controllers [21] based on (1). The MMC has distributed energy
storage, and the overall energy stored in the converter must be
actively maintained. In [17] the energy stored in each phase is
controlled by varying the circulating current reference and this
approach is typical when the MMC is used as an inverter, e.g.
drives. In the application analysed in this paper, the DC power
is imposed by the load and the energy control loop can only act
on the AC active power reference (Fig. 3). Naming PACcorr,
as the active power component used for energy control, the
relation between the sum of all cell capacitor voltages vtot
(stored energy) and PACcorr is approximated by:
PACcorr = Ccell
VDC
N
dvtot
dt
(7)
where N is the number of submodules per arm and VDC
is the nominal DC voltage. The previous equation is valid
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Fig. 3. AC and DC side control strategies for the MMC supplying klystron
modulators.
under the assumption that the cells within converter arms are
well balanced and the average cell voltages of all arms are
close to the nominal cell voltage VDCN . A PI controller can
be designed to ensure that vtot follows the reference, equal to
6 · VDC . The controller is an outer loop to the phase currents
controller, and its bandwidth has to be significantly lower. The
AC side control diagram is shown in Fig. 4, where reactive
power is set to zero for simplicity; AV G indicates a periodical
average filter with a period of 20 ms to remove voltage ripple;
and signals entering PI controllers indicate errors if from
comparison nodes, feed-forward terms otherwise.
The DC side control diagram is presented in Fig. 5, for
phase A. The DC voltage controller generates the DC current
reference which contributes to circulating current references
(one third of the DC current). The controller is a slow PI acting
on the average DC voltage, thus providing a constant DC cur-
rent reference. Each circulating current reference is corrected
in order to provide phase and arm balancing. Similarly to [16]
where the total phase energy is controlled, a PI controller can
be set to ensure that the average of the sum of cell capacitors
is the same in all three phases. Each phase balancing loop
will output a DC offset for the circulating current reference.
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Naming ∆IAcirc as the phase A circulating current correction,
the relation between the sum of the phase A cell capacitor
voltages, vAtot, and the current correction is approximated by:
∆IAcirc =
Ccell
N
dvAtot
dt
(8)
The previous approximation is valid under the same assump-
tions as the one of (7). The sum of the offset components is
zero, guaranteeing that there is no DC offset in the DC current.
The arm balancing controller requires a 50 Hz component
in the circulating current [7], [15], [18] which ensures zero
average arm powers, enabling capacitor balancing. A pulsed
DC load with a repetition rate of 50 Hz is a source of
imbalance for the arms and it will be discussed in the following
sections.
The PI controller for DC current regulation, based on
equation (2), tracks constant references with zero steady-state
error. In this case the reference is not constant because of
the 50 Hz components. Also, the controller has to suppress
the second harmonic current induced by capacitor ripple. If a
high bandwidth controller is used, acceptable tracking errors
are possible, as shown later in the simulation results. If perfect
tracking is required, a proportional-resonant controller can be
designed [22]. In any case, a DC voltage feed-forward is
provided to attenuate the impact of the DC voltage ripple on
the current control.
The modulation algorithm produces the gate signals for all
the cells based on the arm references (5, 6). The modulation
adopted in this paper is a level-shifted carrier-based algorithm
with sorting of the cell capacitor voltages considering dynamic
allocation of the carriers to the specific cells [1], [14], [23] also
known as nearest level control with pulsed width modulation
(NLC+PWM) [24]. In the given algorithm only one cell in an
arm performs PWM at a time and the balancing of the cells
is guaranteed by the sorting algorithm.
III. PULSED LOAD EFFECTS AND THE NEED FOR ARM
BALANCING
The frequency of the klystron modulator pulses is equal
to the frequency of the grid (50 Hz) and, intuitively, when
the current pulse happens, the modulation signals and arm
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currents of all the six converter arms are different, leading to
different average arm powers and causing their imbalance. If
arm balancing is not applied, i.e. if the circulating current
reference is constant, the sum of all capacitor voltages of
upper and lower arms (the overall available arm voltage) start
diverging. This is illustrated for the case of an MMC rated
at 20 kV DC voltage and 16.6 MW power, under pulsed load
conditions, by showing the sum of all capacitor voltages of the
phase A upper and lower arms together with the corresponding
voltage references in Fig. 6. At 0.35 s overmodulation occurs
in the lower arm, causing low frequency distortion of the
waveforms that leads to an increased AC power fluctuation,
manifested with the low frequency region distortion [7], [10].
In order to analyse the imbalance, average upper and lower
arm powers have to be computed. In ideal conditions, when
the AC waveforms contain only the fundamental component,
DC current is constant and the arm balancing is not applied,
only the mean value, VDC , and the 50 Hz component vDC50
of the DC voltage are relevant for power balance:
vDC = VDC + vDC50 (9)
The average upper arm power during one period of the
fundamental PAup = pAup is given by:
PAup = −vAup · iAup
= −VDC · IAcirc
2
− vDC50 · iA
4
+
vA · iA
2
(10)
where the products of a DC quantities and 50 Hz quantities are
neglected since they do not contribute to the average power.
Note that due to the constant circulating current reference
the DC side control variable was approximated as vADC =
vADC
ref = vDC . If equal AC and DC powers are assumed,
i.e. PAC = 3 · vA · iA = PDC = VDC · IDC , the upper and
lower arm powers become:
PAup = −vDC50 · iA
4
PAdn =
vDC50 · iA
4
(11)
The previous equations imply that with non-zero 50 Hz com-
ponent in the DC voltage, there will be an imbalance between
upper and lower converter arm average powers. This causes
capacitor voltage drift, which will stop only when overmod-
ulation is reached. The effect is present in all the phases but
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Fig. 6. Phase A upper (top) and lower (bottom) arm modulation signals
and total cell capacitor voltages without arm balancing with the converter
operating according to the ratings in Table II for the pulse position of
0.534 rad.
varies depending on the phase shift between phase current and
the DC voltage 50 Hz ripple.
The only way to balance the arm powers with the proposed
control architecture and modulation strategy described by (5
and 6), is to act on the current references. To guarantee low AC
power fluctuation, the AC reference should remain unchanged,
and therefore the modification of the circulating current ref-
erences is necessary. As previously discussed, the frequency
components of the arm currents and voltages that contribute
to the absorbed arm powers are dominated by DC and 50 Hz,
and therefore those are assumed to be added to the circulating
current. A DC offset in the circulating current affects both arm
powers in the same way and therefore it can be used as a tool
to maintain the energy stored in the converter phase (phase
balancing) [17]. Adding a 50 Hz component to the circulating
current affects upper and lower arm powers in an opposite way,
and therefore it can be used for the purpose of arm balancing
[7], [15], [18]. In this case, the circulating current modification
is based on average energy/power evaluation. Assuming that
the circulating current has a generic 50 Hz component, used
for arm balancing, it can be represented for phase A as:
iAcirc = IAcirc + iAcirc50 (12)
where IAcirc is the DC component and iAcirc50 is the 50 Hz
component of phase A circulating current reference. In this
case, based on (2), the vADCref can not longer be approxi-
mated with vDC , but must be written as:
vADC
ref = vDC + 2Larm · d
dt
iAcirc50 (13)
Average upper and lower arm powers are described by:
PAup = − vDC50 · iAcirc50
2
− vDC50 · iA
4
− Larm · d
dt
iAcirc50 · iA
2
+ vA · iAcirc50
(14)
and
PAdn = − vDC50 · iAcirc50
2
+
vDC50 · iA
4
+ Larm · d
dt
iAcirc50 · iA
2
− vA · iAcirc50
(15)
From the equations, the only way both upper and lower arm
powers can be equal to zero at the same time, is if:
vDC50 · iAcirc50
2
= 0 (16)
Equation (16) is true only if the 50 Hz DC voltage ripple
and the 50 Hz circulating current reference are phase shifted
by pi2 . In that case, based on the amplitudes and phase angle
of all variables from (14, 15) the amplitude of the 50 Hz
component of the circulating current (IAcirc50, for phase A)
can be computed. The labels for phase angles (with respect to
phase A of the grid) and amplitudes of the 50 Hz components
of interest are given by Table I.
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TABLE I
AMPLITUDE AND PHASE ANGLE OF 50Hz COMPONENTS.
Signal Amplitude label Phase label
iA Im φAi
vA Vm φAv
vDC50 VDC50 φDC50
iAcirc50 IAcirc50 φAcirc50
When the phase angle of the circulating current is fixed to
φAcirc50 = φDC50− pi2 , the amplitude of the 50 Hz component
of the circulating current reference is:
IAcirc50 =
NUMA
DENA
=
VDC50·Im cos(φDC50−φAi)
4
Vm cos(φDC50−pi2−φAv)−
LarmωIm cos(φDC50−φAi)
2
(17)
where ω is the grid frequency. As shown in Fig. 7 for
phase A, an arm balancing controller can be designed for
each of the three phases to provide the 50 Hz component
of the circulating current reference in order to compensate
for the arm imbalance induced by the pulsed DC load. The
amplitude and phase of the 50 Hz current reference component
are provided as feed-forward terms, calculated using (17) and
knowing the operating point of the converter. A correction
to the amplitude is provided by a PI controller which ensures
equal energy stored in the upper and lower arms in each phase.
The difference between upper and lower arm average powers
∆PAarm, based on (14) and (15), is described by:
∆PAarm(t) =
Ccell · VDC
N
d∆vAarm(t)
dt
(18)
where ∆vAarm is the difference between the sums of upper
and lower arm cell capacitor voltages and should be controlled
to zero for arm balancing. To provide the difference in power
needed for arm balancing, a corresponding amplitude of the
50 Hz current IAcirc50 is given by:
IAcirc50 =
Ccell · VDC
N ·DENA ·
d∆vAarm
dt
(19)
Using (19) as the control plant, a PI controller can be
designed to add a closed loop correction term to NUMA and
ensure that the two arms store an equal amount of energy.
From (17), the circulating current amplitudes in the different
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Fig. 7. Proposed arm balancing controller.
phases depend on the phase shift between the 50 Hz DC link
voltage ripple and the corresponding AC voltages and currents.
Considering this, a net amount of 50 Hz component will be
generally present in the total DC current, even if the DC
current reference from the DC voltage controller is constant.
This will increase the DC power fluctuation, but the AC power
fluctuation will be maintained at a low level.
A similar balancing algorithm with a 50 Hz circulating
current component aligned with the AC voltage reference of
each phase is suggested in [18], where only a proportional
controller is used to cope with transient arm imbalances. In
[15] a PI based arm balancing method with a 50 Hz component
in the circulating current suggested that either arm balancing
can be provided by controlling the amplitude when the angle
of the current is fixed or by controlling the angle when the
amplitude is fixed. Furthermore, it has been suggested that the
arm balancing with the lowest current amplitudes is provided
if the 50 Hz circulating current is aligned with the grid voltage
of the corresponding phase.
In the method proposed in this paper, the same phase
angle (pi2 rad) is used for all circulating currents and it is
defined by the DC voltage ripple phase. This method does not
guarantee minimum amplitude of the 50 Hz balancing current,
but enables an arm balancing control that is decoupled from
the phase energy controller. In fact, forcing (16) in (14, 15)
means that a change in the 50 Hz balancing current does not
affect the total phase power.
IV. SIMULATION RESULTS
Simulation results from a PLECS model of the converter are
proposed to validate the overall controller and the proposed
arm balancing method on an MMC rated for 20 kV DC
and 16.6 MW. The converter and load parameters used in
the simulation are given in Table II. The converter passives
are sized according to [25]. The load is emulated with an
ideal rectangular pulse current source with given amplitude,
duration and repetition rate. The bandwidth and phase margin
(PM) of the controllers used in the simulation model are
presented in Table III.
Based on (17), DEN and the amount of 50 Hz circulating
currents can be computed for a given 50 Hz DC voltage ripple.
As shown in Fig. 8, the denominators of all three phases have
two zero crossings and in those positions the computation of
the circulating current amplitude is not possible, meaning that
the arm balancing control cannot be implemented with the
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TABLE II
CONVERTER AND LOAD PARAMETERS USED IN THE SIMULATION MODEL
AND EXPERIMENTAL RIG.
Description Simulation Experiments
Rated power 16.6MW 7 kW
DC voltage 20 kV 400V
AC voltage 10.5 kV 225V
Number of cells per arm 20 4
Nominal cell voltage 1 kV 100V
Phase inductance 3.5mH 3mH
Arm inductance 1.8mH 1.5mH
Cell capacitance 13.8mF 3.3mF
DC link capacitance 8.3mH 8.5mF
DC voltage droop 2 kV 40V
Pulse frequency 50Hz 50Hz
Pulse duration 140µs ≈150µs
Peak pulse current 118.57 kA 3.3 kA
TABLE III
CONTROLLER GAINS USED IN SIMULATION AND EXPERIMENTAL
IMPLEMENTATION.
Controller
Simulation Experiments
Bandwidth PM Bandwidth PM
Phase Current 2000 rad/s 87 ◦ 2670 rad/s 86 ◦
Circ. Current 3750 rad/s 89 ◦ 5000 rad/s 89.4 ◦
Energy 10 rad/s 87 ◦ 8.8 rad/s 71 ◦
DC voltage 12.7 rad/s 52 ◦ 14.2 rad/s 86 ◦
Ph. balancing 20 rad/s 88 ◦ 120 rad/s 89.9 ◦
Arm balancing 8 rad/s 38 ◦ 10.5 rad/s 87.3 ◦
proposed approach. The phase angle of the DC link voltage
ripple depends on the position of the load pulse with respect
to the phase A grid voltage positive gradient zero crossing.
Assuming the converter phases are symmetric, it is enough to
analyse the pulse positions between grid voltage phase A and
phase B zero crossings (i.e. from 0 to 2·pi3 rad). The converter
has been simulated for 21 equally spaced pulse positions.
Amplitude and duration of the pulse are constant.
Fig. 9 presents the AC and DC power fluctuations as a
function of pulse position. In two out of 21 observed pulse
positions, balancing is not possible because one of denomina-
tors is close to zero. In those positions, AC power fluctuation
is beyond 2 % specification. In the other 19 pulse positions, the
achieved AC power fluctuation is about 0.2 % even in the cases
when the DC power fluctuation is 80 %. It is worth mentioning
that DC power fluctuation increases when approaching the
zero crossings of one of the DEN , because the amplitude of
the 50 Hz circulating current needed for balancing increases
rapidly.
The amplitudes of the three circulating current references
in the different pulse positions are presented in Fig. 10. The
first critical point (pulse position of 0.105 rad close to grid
voltage phase A zero crossing) corresponds to the DENA
zero crossing, while the second critical position (1.152 rad)
corresponds to the DENC zero crossing.
From the theoretical analysis and from simulation results
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it can be seen that the sum of the three 50 Hz circulating
current components will generally result in a non-zero DC
current ripple at 50 Hz, with an amplitude dependent on the
pulse position.
Based on (17), the expression for the resulting 50 Hz DC
current ripple component can be found as a function of the DC
voltage ripple angle and amplitude. Knowing the expression
for the DC current, the load current (50 Hz component) and
the DC link capacitance, the DC voltage ripple amplitude can
be computed for an arbitrary DC voltage angle. In addition,
the voltage ripple phase angle is pi2 rad shifted from the load
and DC current, and if ideal pulse is assumed, the relation
between pulse position in radians and the DC voltage ripple
50 Hz component angle can be derived:
φDC50 = pi − PP − ωTpulse
2
(20)
where PP stands for pulse position in radians and Tpulse for
pulse duration. The obtained amplitude of the DC current rip-
ple using the analytical model and by simulation is presented
in Fig. 11.
In the considered application, the pulse can be synchronised
to the grid voltages and therefore a pulse position where all
the denominators are far from their zero crossings can be
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selected. The following simulation results relate to a fixed
pulse position of 0.534 rad. Fig. 12 presents the AC and
DC side currents and voltages. The obtained AC currents are
sinusoidal with a THD of 0.19 %. The selected pulse position
corresponds to a relatively low 50 Hz component in the DC
current ripple (0.6 %). In the AC converter phase voltages
(vconA in Fig. 1) there are no visible signs of distortion since
the overmodulation is not present. The DC voltage has a 2 kV
voltage droop occurring approximately 1.7 ms after phase A
current zero crossing. The obtained AC power fluctuation is
0.22 % while the obtained DC power fluctuation is 12.1 %.
Fig. 13 shows the action of the arm balancing controller on
the 50 Hz circulating current references. Fig. 14 presents phase
A upper and lower arm reference and available voltage (the
sum of all cell capacitor voltages of an arm). Arm balancing is
successful and the reference voltage is always lower than the
available arm voltage, avoiding the overmodulation that was
present in Fig. 6.
Fig. 15 (top) shows the energy controller dynamics, by
observing the average sum of all cell capacitor voltages in
two cases, when arm balancing is applied and when it is not.
At t = 1.5 s the load peak current is reduced by 20 % and the
energy controller dynamics are not affected by the presence
−1000
0
1000
Cu
rre
nt
s [
A]
 
 
Phase A
Phase B
Phase C
800
850
D
C 
cu
rre
nt
 [A
]
−10
0
10
V
ol
ta
ge
s [
kV
]
 
 
Phase A
Phase B
Phase C
1.8 1.81 1.82 1.83 1.84 1.85
19
20
21
D
C 
vo
lta
ge
 [k
V]
Time [s]
Fig. 12. From top to bottom: Phase currents, DC currents, Phase
voltages and DC voltage.
−50
0
50
Ci
rc
ul
at
in
g 
cu
rre
nt
50
H
z r
ef
. [
A]
 
 
Phase A
Phase B
Phase C
1.8 1.81 1.82 1.83 1.84 1.85
200
300
400
Ph
as
e 
A
 c
irc
.
cu
rr
en
t [
A]
Time [s]
 
 
Reference
Actual
Fig. 13. Phase A, B and C 50Hz circulating current references gener-
ated by the arm balancing controller (top plot) and phase A circulating
current and its reference (bottom plot).
0
10
20
U
pp
er
 a
rm
 v
ol
t. 
[k
V]
0 0.2 0.4 0.6 0.8 1
0
10
20
Lo
w
er
 a
rm
 v
ol
t. 
[k
V]
Time [s]
 
 
Available
Reference
Fig. 14. Phase A upper (top) and lower (bottom) arm modulation signals
and total cell capacitor voltages with arm balancing with the converter
operating according to the ratings in Table II for the pulse position of
0.534 rad.
120
130
140
150
A
ve
ra
ge
 su
m
 [k
V]
 
 
No arm balancing
Arm balancing
0 0.5 1 1.5 2 2.5 3
−100
−50
0
50
Ci
rc
. c
ur
. a
m
pl
itu
de
 [A
]
Time [s]
 
 
Ph. A
Ph. B
Ph. C
Fig. 15. The average of the sum of all cell capacitor voltages (top) and
amplitude of the circulating currents used for arm balancing (bottom)
during load power transient.
of the arm balancing controller whose dynamics are presented
in the bottom of Fig. 15.
V. EXPERIMENTAL RESULTS
A small scale prototype has been built to validate the
behaviour of the grid connected MMC under pulsed DC load
conditions with the proposed arm balancing controller. A 4 cell
per arm, 7 kW converter has been designed by scaling both
voltages and currents with the same scaling factor. A picture
of the experimental converter is shown in Fig. 16. A thyristor
controlled resonant circuit has been designed to emulate the
pulsed DC load, which generates a 3.3 kA current pulse in a
shape of half a sinusoid (Fig. 17). Table II lists the converter
and the load parameters. The resonant load parameters are
designed to provide the same average current (16.5 A) as the
ideal rectangular pulse. Table III lists the bandwidth and PM
of all controlled used in the experimental implementation.
The control algorithm is implemented in a DSP-FPGA plat-
form, including a Texas instruments 225MHz TMS320C6713
DSP and FPGA cards used for data acquisition and PWM
signal generation. The DSP board is equipped with an HPI
daughter card for data logging, sampled at 10 kHz. The pulse
load current and the DC voltage droop captured by the
oscilloscope are presented in Fig. 18. In the experimental
converter, a certain amount of imbalance is present between
the converter arms even when the pulsed load is not present.
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Fig. 16. Three phase MMC with 4 cells per arm.
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Fig. 17. Resonant load circuit.
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Fig. 18. DC voltage and load current during the pulse.
This is due to the non fully symmetrical converter arms and
to the errors in the acquisition system. Therefore some arm
balancing is necessary even with no-load or resistive DC load
conditions.
Experimental results consider the same pulse position range
discussed in simulation. Fig. 19 presents the AC and DC power
fluctuation measured through the HPI on the experimental
prototype for various pulse positions. The AC power fluctua-
tion is not significantly affected by the pulse position, being
always between 1.4 and 1.7 %, while the DC power fluctuation
increases with the increase of the DC current ripple in a
similar way as in simulation results. Here the critical regions
are extended only beacuse the maximum circulating current
50 Hz component amplitude is limited to 3 A in order to avoid
tripping the converter due to the high arm currents. Fig. 20
presents obtained amplitudes of the circulating current 50 Hz
component references captured though the HPI for various
pulse positions. The obtained dependence is in agreement with
the one seen in simulation.
The converter phase currents measured with the oscilloscope
in steady state conditions for the pulse position of 0.534 rad
are presented in Fig. 21. The currents are well balanced
with the low harmonic spectrum not exceeding 0.4 % of the
fundamental and the THD of approximately 2 %.
Captured converter AC and DC side waveforms under
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Fig. 21. Converter/grid phase currents under steady-state conditions.
steady state conditions for the position of 0.534 rad are shown
in Fig. 22. The droop in the DC voltage occurs approximately
1.7 ms after phase A current zero crossing. The amplitude of
50 Hz component in the DC current ripple is similar as in the
case of simulation - 0.6 % of the nominal DC current. Fig. 23
presents the sum of cell capacitor voltages of upper and lower
arms obtained through the HPI. Initially the arms are perfectly
balanced and the arm balancing controllers are operational. At
t = 0 s the arm balancing controllers are disabled and the cell
capacitor voltages of the upper and lower arms start diverging.
At t = 0.4 s the arm balancing controllers are re-enabled, and
the sum of capacitor voltages of the upper and lower arms start
converging. The selected pulse position has a more significant
effect to phases A and C, while they almost do not cause any
imbalance in phase B.
The circulating current 50 Hz component references ob-
tained through the HPI corresponding to the transient are
presented in Fig. 24. For this pulse position, in the steady
state, the sum of the three references is close to zero.
VI. CONCLUSION
This paper proposed a new arm balancing method suitable
for the operation of an MMC under pulsed DC load. The
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pulsed load is representative of the klystron modulators used
in the next generation linear particles accelerator under study
at CERN. The MMC has been selected for its decoupled AC
and DC control capability, allowing the suppression of the DC
power fluctuation from the AC side.
The repetition rate of the pulsed load is 50 Hz, causing
imbalance of the cell capacitor voltages between upper and
lower arms in each phase. Without suitable provisions, over-
modulation occurs in one arm of each phase, leading to
distorted AC waveforms and large AC power fluctuation. The
proposed arm balancing method is based on the addition
of 50 Hz components in the circulating current references,
orthogonal to the 50 Hz DC voltage ripple. Detailed analysis
of the proposed method has been developed and the balancing
controller has been design accordingly. The proposed method
is sensitive to pulse position, and balancing is not possible
for 6 pulse positions within the grid voltage period. However,
if the klystron modulators are synchronised with the grid,
the pulse position within the grid period can be controlled,
avoiding the critical regions.
Simulation results provide a first validation of the behaviour
predicted by the analytical model. In addition, the proposed
controller has been validated on a 400 V DC/7 kW experimen-
tal prototype. The obtained AC power fluctuation for pulse
positions outside the critical regions is approximately 1.6 %.
The success of the arm balancing method is proven and the
required circulating current references are in agreement to
those obtained by simulation.
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